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Abstract 
 Present work deals with the modeling and control of Low side Active Clamp Forward 
Converter (ACFC) with Synchronous rectification (SR) which is highly popular in 
telecommunication and point of use power supplies. The Forward converter is an isolated dc-dc 
buck converter and can provide wide range of output voltages based on the transformer turns ratio 
and duty cycle. The Forward converter is widely used as it provides galvanic isolation between 
input and output, simple, and gives high efficiency. The conventional forward converter i.e., 
tertiary reset topology has limitations like duty cycle should not be greater than 0.5 due to 
saturation and hard switching which causes voltage spikes during turn on and turn off of the 
MOSFET switch causing power loss. In order to overcome the saturation phenomena a clamp 
capacitor is connected in the primary to reset the transformer magnetizing inductance and ZVS 
phenomena takes place due to the resonance between the resonant inductance i.e., sum of the 
magnetizing and leakage inductance of the transformer and resonant capacitance i.e., sum of the 
parasitic capacitance of the switches and transformer resulting in soft switching. In the secondary 
side of the forward converter the diodes are replaced with synchronous rectifiers i.e., mostly N-
MOSFET’s which has low on state resistance in the order of milli-ohms resulting in low power 
loss. The steady state and transient analysis of the Low side Active Clamp Forward Converter 
topology with self-driven Synchronous Rectification has been analyzed in detail. The design of 
the topology was done and ZVS switching, reset of the transformer magnetizing inductance has 
been studied. The small signal modeling of the proposed converter topology under ideal conditions 
has been done and the control to output transfer function was derived using state space averaging 
model analysis. The PID controller is designed using frequency domain analysis. A single output 
voltage mode controlled Low side ACFC with SR is designed and implemented in PSPICE. 
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Chapter 1 
1. Introduction 
1.1 Background 
Due to the vast growth in the telecommunications, computer systems there is a large 
demand of point of use power supplies from few decades. The distributed point of use power 
supplies requires high power density, high efficiency and constant operating frequency at lower 
power level .The requirements are satisfied by DC-DC converters hence various topologies have 
been developed and are used for these applications as they supply regulated DC output voltage 
from unregulated input DC voltage. There are two types of dc-dc converters called non-isolated 
and isolated converters. Isolated power converters provide galvanic isolation between the input 
and output where as non-isolated has no isolation and the load is not protected from high voltages. 
Isolated power converters provide less ripple DC compared to non-isolated as it has high EMI 
blocking capability. Thus many isolated topologies are developed based on the non-isolated DC-
DC converters like Buck, Boost, Buck-Boost, SEPIC converters. The basic isolated topologies are 
Fly-back and Forward converters and many pulse width modulation topologies have been designed 
such as single switch, double switch, push-pull, half bridge, full bridge forward and flyback 
topologies which are listed in the sequence from low power level to high power level for unique 
power level application . 
1.2 Motivation 
As the standard flyback and forward topologies are operated with hard switching, that is, 
there are significant overlaps between the switch current and voltage during the tum-on and turn-
off transients. These overlaps cause the switching losses. Thus, it is difficult to achieve high power 
density and high efficiency with standard topologies. In order to achieve high power densities, the 
power supplies are operated at increasingly higher frequencies. However, when the switching 
frequency increases, the losses associated with the tum-on and turn-off of the power switching 
devices in the hard switching MOSFET converters also increases. These losses are very significant 
and hence the operation of the converters above 50 Hz are prohibitive, as it leads to low conversion 
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efficiency and high cooling requirements. Over the years, the resistor-capacitor-diode snubber 
(RCD) has been employed to reduce the turn-off voltage stress and switching losses in the switches 
of converters. However, the power removed from the switching losses due to RCD dissipates 
completely in RCD itself. Thus, RCD has no contributions on efficiency nor reduce the size of the 
cooling devices. Also with the practical forward converter the duty cycle is less and maximum 
duty cycle possible is 50%.To overcome the problem of duty cycle and switching losses we are 
moving to the Active clamp reset technique with synchronous rectification which reduces the 
losses and improves the efficiency and duty cycle using the zero voltage switching phenomena via 
soft switching 
1.3 Contribution to the thesis 
 To design a Low side Active clamp forward converter with Synchronous rectification (Low 
side ACFC with SR) topology  
 To study the steady and transient state analysis of the proposed topology 
 Small signal modeling of  Low side ACFC with SR 
 To do the small signal modeling and derive the control to output transfer function using 
state space averaging technique. 
 Implementation of voltage mode controlled single output Low side ACFC with SR. 
1.4 Literature Review 
 In recent years due to the increase in the growth of telecommunications and switched mode 
power supplies there is an increase in demand for switching dc-dc power converters. There are 
different switching pulse width modulation topologies among which the forward converter and 
flyback converters are being widely used because of galvanic isolation, low cost, less complexity 
and simple in construction which provides variable power based on the transformers turns ratio 
and different duty cycle. It is widely used in commercial application as multiple isolated outputs 
are possible  
 The ideal forward converters has a single power MOSFET switch which transfers the 
power from  input to output through the transformer during the on period and during the off period 
the stored energy of the  output inductor serves the load. But conventional forward converters 
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saturates quickly as there is no alternative for discharge of stored energy of the transformer. So we 
move to tertiary reset forward converter topology in which the energy stored in the transformer is 
reset with the help of the tertiary or reset winding incorporated in the transformer. In this topology 
there is a limitation that the converter cannot be operated above a duty cycle of 0.5 otherwise the 
transformer gets saturated. 
 To overcome the problem of varied duty cycle range and saturation another new topology 
called RCD clamp was designed in which the resistance and capacitor are connected in parallel to 
the magnetizing inductance of the transformer. In this topology the stored energy is discharged in 
the resistor and capacitor connected during the off switch period. But it suffers from less efficiency 
as more power loss takes place. This topology can be operated for duty ratio above 0.5. This 
topology is discussed in [1-2]. Then comes the resonant reset technique in which there is no tertiary 
winding or RCD clamp but hard switching takes place and it is discussed in [3].All the 
conventional topologies from the tertiary forward converter are compared and discussed in [4] 
 As all the conventional topologies undergoes hard switching and hence to reduce the power 
loss and improve the efficiency a new topology was designed called Active clamp reset technique 
in which the clamp capacitor connected resets the magnetizing inductance of the transformer to 
the clamp voltage and also ZVS can be achieved during the resonance which reduces the switching 
losses of the converter. The active clamp reset topology is discussed in [5]. 
Basically there are two types of reset topologies possible with active clamp and they are 
low side active clamp and high side active clamp. The topologies differ in the connection of 
auxiliary switch and clamp capacitor in the primary side. The differences between the two 
topologies are discussed in [6]. 
 To improve the efficiency the diodes in the secondary of the forward converter are replaced 
with synchronous rectifiers which has lower switching and conduction loss. There are two types 
of synchronous rectification namely self driven and control driven synchronous rectification. The 
synchronous rectification is discussed in [7-10]. With synchronous rectification the efficiency will 
be improved as it has low ,DS onR   and fast switching takes place.  
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 My research work includes the design, implementation and control of Low side Active 
Clamp Forward Converter with Synchronous Rectification. The analysis of Low side ACFC with 
SR in steady state is discussed in detail in [11] and design is explained in [12-15].The small signal 
modeling and the controller design is discussed in [16-19]. 
1.5 Comparison of different forward converter topologies 
 The differences between the three basic forward converter configurations are tabulated. 
Table 1.1 Comparison of tertiary winding, RCD clamp and resonant reset topologies 
Tertiary winding RCD clamp Resonant Reset 
 
 
 
Advantages: 
1.Low Complexity 
2.Low Voltage Stress 
3.Recycled Inductive Energy 
Disadvantages: 
1.Hard-switching 
2.50% Duty Cycle Limit 
3.Lower Transformer Turns 
Ratio 
4.Increased Transformer 
Leakage 
 
 
 
 
Advantages: 
1.>50% Duty Cycle 
2.Simple Transformer Design 
 
Disadvantages: 
1.Hard-switching 
2.Higher Voltage Stress 
3.Dissipative Inductive 
Energy 
4.Clamp R Losses 
 
 
 
Advantages: 
1.Fewest components 
2.Simple Transformer design 
3.Recycled Inductive energy 
4. .>50% Duty Cycle 
Disadvantages: 
1.Hard-switching 
2.Parasitic L and C Variation 
3.Higher Voltage Stress 
4.Self-Driven Synchronous 
Rectification not Intuitive 
Vout
+
-
-
+
Vg (1-D)
(D)
(1-D)
(D)
Vout
+
-
-
+
Vg
(D)
(D)
(1-D)
(1-D)
Vot
+
-
-
+
Vg
(1-D)
(D)
(D)
(1-D)
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1.6 Organization of the thesis 
 Chapter 2 deals with the different modes of operation of Low side ACFC with SR. Along 
with the modes of operation the detailed steady state analysis has been presented. The design of 
the various components of the topology are presented in detail. 
 Chapter 3 deals with the detailed small signal modeling of the Low side ACFC with SR by 
state space analysis by neglecting the dead time between the on state and the off state. The state 
space analysis is done for the ideal topology and the transfer functions are derived. 
 Chapter 4 deals with the closed loop voltage mode control for Low side ACFC with SR. 
The various components of the closed loop control are presented and controller design is presented 
in detail. 
 Chapter 5 deals with the simulation and results of open loop and voltage mode controlled 
closed loop Low side ACFC with SR 
 Chapter 6 deals with conclusion and future scope of the project.  
  
 
 
 
 
 
 
 
 
Chapter 2 
Steady state analysis and Design of LACFC with SR 
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Chapter 2 
2. Steady state analysis and Design of LACFC with SR 
2.1 Introduction 
 Active clamp forward converter is a resonant reset forward topology in which a clamp 
capacitor in series with an active switch is connected in the primary of the converter to reset the 
transformer magnetizing inductance.  
Advantages of Active clamp reset technique over RCD clamp:- 
1. Soft switching is possible with reduced Electromagnetic interference. 
2. Energy stored in the transformer is completely reset by the clamp capacitor. 
3. Duty ratio above 0.5 are possible. 
4. Efficiency is improved by ZVS phenomena. 
Basically there are two types of Active clamp reset topologies for a forward converter. 
They are high side and low side configurations. In high side the auxiliary MOSFET switch in series 
with capacitor is connected across primary of the transformer where as in low side it is connected 
across the main switch. The thesis deals with the operation, design and analysis of low side active 
clamp configuration with self driven Synchronous rectification. With the help of Self-driven 
Synchronous rectification the secondary side MOSFETS are turned on and off by the voltage 
across the secondary of the transformer. 
2.2 Operation and analysis of Low side Active Clamp configuration with 
synchronous rectification 
The Low side ACFC with SR topology is as shown in the Fig 2.1. The current directions 
and voltage conventions shown in Fig 2.1 are treated as positive. 
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Figure 2.1 Schematic representation of Low side ACFC with SR 
The operation of the converter over a switching period ST  is presented and the operation is divided 
into 12 modes for detailed steady state and transient state analysis of the converter and the 
operational waveforms are shown in Fig 2.2.  
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Figure 2.2 Operational waveforms of Low side ACFC with SR 
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The turning on and off of the switches during these 12 modes are presents in Table 2.1 
Table 2.1 ON and OFF states of MOSFTES and body diodes during different modes of operation 
Modes S1 D1 S2 D2 S3 D3 S4 D4 
0t - 1t  
ON OFF OFF OFF OFFON OFF OFF OFF 
1t - 2t  
ONO
FF 
OFF OFF OFF ON OFF OFF OFF 
2t - 3t  
OFF OFF OFF OFF ONOFF OFFON OFF OFFON 
3t - 4t  
OFF OFF OFF OFFON OFF ON OFF ON 
4t - 5t  
OFF OFF OFFON ONOFF OFF ON OFF ON 
5t - 6t  
OFF OFF ON OFF OFF ONOFF OFF
ON 
ONOFF 
6t - 7t  
OFF OFF ON OFF OFF OFF ON OFF 
7t - 8t  
OFF OFF ONOFF OFF OFF OFF ON OFF 
8t - 9t  
OFF OFF OFF OFF OFF OFFON ON
OFF 
OFFON 
9t - 10t  
OFF OFF
ON 
OFF OFF OFF ON OFF ON 
10t - 11t  
OFF
ON 
ON
OFF 
OFF OFF OFF ON OFF ON 
11t -
0t Ts  
ON OFF OFF OFF OFF ON OFF ON 
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2.2.1 Assumptions for the analysis of the Low side ACFC with SR 
The steady state analysis of the converter is based on the following assumptions. 
1. All the MOSFET switches are ideal 
2. The output inductor L and output capacitor C are large enough to maintain the output 
current and voltage nearly constant. 
3. The magnetizing inductance mL  of the transformer is greater than the resonant inductance 
rL  and also the clamp capacitor value CLC   is larger than the resonant capacitance rC  of 
the converter. 
4. The energy stored in resonant inductor is greater than the energy stored in resonant 
capacitance for ZVS operation 
2.3 Modes of operation and analysis of the low side ACFC with SR 
 The different modes of operation over a switching period sT  is completely analyzed and 
presented. 
Mode 1( 0 1t t t  ) 
This mode starts when the main switch S1 turns on and the input voltage is applied across the 
primary of the transformer due to which the magnetizing current of the transformer starts 
increasing linearly. Also the power is transferred from input to the output through the transformer 
and conduction of rectifying switch S3 and energy is stored in output inductor during this period. 
This mode ends when main switch S1 is turned off at 1t t  .  
The voltage across the resonant capacitor Crv during mode 1 is  
 (t) 0Crv     (2.1) 
The current through the resonant inductor Lri  during mode 1 is  
 0 01 0 0(t) i (t) i (t) i (t ) (t t )
g
Lr S Lm Lm
m
VI I
i
n L n
         (2.2) 
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Mode 2( 1 2t t t  ) 
 During this mode the output current still flows through the switch S3 and in the input side 
there occurs a resonance between resonant capacitance, resonant inductance and magnetizing 
inductance. The resonant capacitance is charged by Lri and voltage Crv builds up to input voltage 
gV  during this period. The voltage across resonating capacitance Crv during mode 2 is 
 
1 1 1 1 1 1(t) [1 cos (t t )] i (t ) Z sin (t t )Cr g r Lr r rv V         (2.3) 
The current through resonant inductor Lri during mode 2 is given by  
 1 1 1 1 1
1
(t) i (t )cos (t t ) sin (t t )
Z
g
Lr Lr r r
r
V
i        (2.4) 
where resonating frequency 1r  during this period is  
 
1 1
L L1
, Z
C(L L )C
r m
r r
rr m r


 

  (2.5) 
The time interval of mode 2 is 
 2 11
1 1 1
1
tan ( )
i (t ) Z
g
r Lr r
V
t

    (2.6) 
Mode 3( 2 3t t t  ) 
 This mode starts when Cr gv V  and the primary of the transformer becomes shorted due to 
which the secondary is also shorted hence the rectifying switch S3 and freewheeling switch S4 
does not conduct so the body diodes D3 and D4 conducts the output current. In this mode the 
resonance occurs between rL  and rC . Also during resonance as Crv  is increased Lri  is decreased. 
The relationship between transformer primary and secondary currents in this mode is given by  
 3 ( )S Lr Lmi n i i    (2.7) 
12 
 
So as Lri  is decreased during resonance 3Si   also decreases and so 4Si  increases linearly supply 
total output current and commutation of switch S3 takes place. The energy stored in the output 
inductor is transferred to the load. 
The voltage across resonating capacitance Crv during mode 3 is  
 
2 2 2 2(t) i (t ) Z sin (t t )Cr g Lr r rv V      (2.8) 
The current through resonant inductance Lri  during mode 3 is  
 2 2 2(t) i (t )cos (t t )Lr Lr ri     (2.9) 
where resonating frequency 2r  during this period is 
 
2 2
L1
, Z
CL C
r
r r
rr r
     (2.10) 
The time interval of mode 3 is 
 3 12
2 2 2
1 1
sin ( )
1 i (t ) Z
g
r Lr r
DV
t
D
 

  (2.11) 
The mode 3 ends when 
1
g
Cr
V
v
D


 at 3t t   
Mode 4( 3 4t t t  ) 
 This mode starts as the resonant capacitor is charged to the voltage across the clamp 
capacitor and hence the body diode D2 of switch S2 is shorted. During this mode Lri starts charging 
clamp capacitor and resonance occurs between rL  and CLC .  
The voltage across clamp capacitor CLv during mode 4 is 
 3 3 3 3 3 3 3(t) [ (t )]cos (t t )] i (t ) Z sin (t t )CL g g CL r Lr r rv V V v          (2.12) 
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The current through resonant inductance Lri during mode 4 is  
 
3
3 3 3 3 3
3
(t )
(t) i (t )cos (t t ) sin (t t )
Z
g CL
Lr Lr r r
r
V v
i  

      (2.13) 
where resonating frequency 3r  during this mode is  
 
3 3
L1
, Z
CL C
r
r r
CLr CL
     (2.14) 
Mode 5( 4 5t t t  ) 
This mode starts when auxiliary switch S2 is turned on and resonance occurs between rL and CLC
.In this mode the current through D3 is decreased and current through D4 is increased to output 
current. This mode ends when the resonating current is equal to the magnetizing current of the 
transformer.  
The voltage across clamp capacitor CLv during mode 5 is 
 4 3 4 4 3 3 3(t) [ (t )]cos (t t )] i (t ) Z sin (t t )CL g g CL r Lr r rv V V v          (2.15) 
The current through resonant inductance Lri during mode 5 is  
 
4
4 3 4 3 3
3
(t )
(t) i (t )cos (t t ) sin (t t )
Z
g CL
Lr Lr r r
r
V v
i  

      (2.16) 
Mode 6( 5 6t t t  ) 
In this mode the output body diodes stop conducting and switch S4 is turned on due to reflected 
negative secondary voltage from the primary side. 
The primary and secondary voltages are respectively 
 ,
1
g p
p s
DV v
v v
D n
  

  (2.17) 
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During this mode the resonance occurs between rL , mL and CLC . 
The voltage across clamp capacitor CLv during mode 6 is 
 
5 4 5 5 4 4 5(t) [ (t )]cos (t t )] i (t ) Z sin (t t )CL g g CL r Lr r rv V V v          (2.18) 
The current through resonant inductance Lri during mode 6 is  
 
5
5 4 5 4 5
4
[ (t )]
(t) i (t )cos (t t ) sin (t t )
Z
g CL
Lr Lr r r
r
V v
i  

      (2.19) 
where resonating frequency 4r during this period is  
 
4 4
L L1
, Z
C(L L )C
r m
r r
CLr m CL


 

  (2.20) 
 
The time interval of mode 6 is 
 
6 1 4 5
5
4
Z i (t )1 1
tan ( )r Lr
r g
D
t
D V
     (2.21) 
Mode 7( 6 7t t t  ) 
This mode starts when the resonant inductor becomes zero and then goes negative. 
The voltage across clamp capacitor CLv during mode 7 is
 6 4 6 6 4 4 6(t) [ (t )]cos (t t )] i (t ) Z sin (t t )CL g g CL r Lr r rv V V v          (2.22) 
The current through resonant inductance Lri during mode 7 is  
 
6
6 4 6 4 6
4
[ (t )]
(t) i (t )cos (t t ) sin (t t )
Z
g CL
Lr Lr r r
r
V v
i  

      (2.23) 
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Mode 8( 7 8t t t   ) 
This mode starts when auxiliary switch S2 gets turned off. A negative voltage continues to be 
applied across the primary of the transformer thus making S4 on and S3 off. The resonance occurs 
among rL , mL and rC .  
The voltage across resonant capacitor Crv during mode 8 is 
 1 7 7 1 1 7(t) cos (t t )] i (t ) Z sin (t t )
1
g
Cr g r Lr r r
DV
v V
D
     

  (2.24) 
The current through resonant inductance Lri during mode 8 is  
 7 1 7 1 7
1
1
(t) i (t )cos (t t ) sin (t t )
1 D Z
g
Lr Lr r r
r
DV
i     

  (2.25) 
The time interval of mode 8 is 
 8 17
1 7 1
1
tan ( )
(1 D)i (t ) Z
g
r Lr r
DV
t

  

  (2.26) 
Mode 9( 8 9t t t   ) 
This mode starts when the voltage across the resonant capacitor reaches input voltage, hence the 
transformer gets virtually shorted resulting in the conduction of body diodes D3 and D4 
simultaneously.  During this mode the resonance occurs between rL and rC .The current through 
S3 starts linearly increasing while the current through S4 linearly decreasing and this mode ends 
when the voltage across the resonant capacitor becomes zero. 
The voltage across resonant capacitor Crv during mode 9 is  
 8 2 2 8(t) i (t ) Z sin (t t )Cr g Lr r rv V      (2.27) 
The current through resonant inductance Lri during mode 9 is   
 8 2 8(t) i (t )cos (t t )Lr Lr ri     (2.28) 
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The time interval of mode 9 is 
 9 18
2 8 2
1
sin ( )
i (t ) Z
g
r Lr r
V
t

     (2.29) 
Mode 10 ( 9 10t t t  ) 
In this mode body diode D1, D3 and D4 are conducting making transformer virtually shorted. As 
a result the input voltage is totally applied across the resonant inductor and hence the current 
through it increases linearly and this mode ends when S1 is turned on. The current through resonant 
inductance Lri during mode 10 is  
 9 9(t) i (t ) (t t )
g
Lr Lr
r
V
i
L
     (2.30) 
The time interval of mode 10 is 
 
10
9 10 9 10 9[ (t ) i (t )]
r
Lr Lr
g
L
t t t i
V
       (2.31) 
Mode 11( 10 11t t t  ) 
During this mode S1 starts conducting and D3, D4 still conducts and transformer is still virtually 
shorted and this mode ends when current through resonant inductor becomes zero. 
The current through resonant inductance Lri during mode 11 is  
 10 10(t) i (t ) (t t )
g
Lr Lr
r
V
i
L
     (2.32) 
The time interval of mode 11 is 
 
11
10 10(t )
r
Lr
g
L
t i
V
     (2.33) 
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Mode 12( 11 o st t t T    ) 
In this mode the current through the resonant inductor increases as the current through the body 
diode D3 is increased and is reflected to the primary of the transformer and this mode ends when 
current through D4 becomes zero and is the end of the one switching cycle.  
The voltage across the resonant capacitor is (t) 0Crv   and current through resonant inductance Lri
during mode 12 is 
 11 11(t) i (t ) (t t )
g
Lr Lr
r
V
i
L
     (2.34) 
The time interval of mode 12 is 
 011 0 11i (t T ) (t )
st T Lor
Lm s Lr
g
IL
t i
V n
       
 
  (2.35) 
2.4 Active clamp Circuit 
a) Clamp voltage 
Apply the volt second balance across the magnetizing inductance of the transformer by 
neglecting the winding resistances and leakage inductances we have 
 * (1 D)*(V V )g CL gD V      (2.36) 
The voltage across the clamp capacitor is given by 
 V
1
g
CL
V
D


  (2.37) 
b) Reset voltage 
The reset voltage is defined as the voltage applied across the transformer primary when 
the main switch is off. 
 
1
reset CL g g
D
V V V V
D
  

  (2.38) 
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c) For single ended forward converter the transfer function is given by 
 
* g
o
D V
V
n
   (2.39) 
Therefore duty cycle is given by 
 o
g
V
D n
V
 
   
 
  (2.40) 
2.5 Components design of Low side ACFC with SR  
The components of the Low side ACFC with SR are designed as follows 
a) Output inductor L 
t
ToffTon
D 1-D
Ts
LI
LI
 
Figure 2.3 Waveform showing ripple in output inductor current 
The value of the filter inductor L is large to maintain constant output load current 
and derived based on the tolerated peak to peak ripple current( LI ) over a switching period 
and inductor current waveform is shown in Fig 2.15 
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Considering the negative slope of the output current we have 
 
0
min
min
(1 D )T
(1 D )
*
L s
O
L S
V
I
L
V
L
I F
  
 

  (2.41) 
The RMS current flowing through the inductor is 
 
2
2
3
L
L o
I
I I

    (2.42) 
b) Output capacitor C 
The filter capacitor is chosen large to maintain constant output voltage and is derived based 
on tolerance output ripple voltage over a switching period and waveform is shown in Fig 
2.16 
ov
CV
t
 
Figure 2.4 Waveform showing the voltage across the output capacitor 
The filter output capacitor is given by 
 
8* *
L
S o
I
C
F v



  (2.43) 
c) Turns ratio of the transformer n 
As we know the transformer turns ratio is the ratio of the voltage across the primary 
to the voltage across the secondary of the transformer respectively. 
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The voltage across the secondary is derived by applying the voltage second balance 
across the output inductor by neglecting the voltage drop across the switches and is given 
by 
 
0
,min
max
( ) (1 D)s o o
s
V V D V
V
V
D
  

  (2.44) 
As we can see the voltage across the secondary will be minimum when the duty cycle is 
maximum. From this the turns ratio can be calculated as the minimum primary voltage will 
be the minimum input voltage itself. 
 
d) Clamp Capacitor CLC   
The clamp capacitor value is chosen such that the resonant time period is much 
greater i.e., more than ten times of the main switch off period so the clamp capacitor almost 
acts as a constant voltage source.  
Therefore, 
(MAX)
2
2
2 *
(1 D )
100*
*(2 )
m CL OFF
min
CL
m S
L C t
C
L F



 
  
 
  (2.45) 
e) Self driven Synchronous rectifiers 
The synchronous rectifiers i.e., MOSFET switches are basically designed based on 
the basis of switching frequency, the current and voltage stresses. 
In self driven synchronous rectification the voltage across the secondary of the 
transformer is given as gate to source voltages of the switches S3 and S4 directly to drive 
them into conduction. Hence the switch S3 is selected such that it is driven by the input 
voltage divided by the transformer turns ratio as it conducts when the main switch S1 is 
ON and switch S4 is selected such that it is driven by the reset voltage divided by the 
transformer turns ratio. The switches should withstand the maximum currents. 
The maximum current flowing through switches S3 and S4 are 
 
2
L
L o
I
I I

    (2.46) 
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 The gate to source voltage applied across the MOSFET switch S3 is  
 3
g
S
V
V
n
   (2.47) 
 The gate to source voltage applied across the MOSFET switch S4 is 
 4 *
1
greset
S
VV D
V
n D n
 
   
 
  (2.48) 
The RMS current through synchronous rectifier S3 is 
 3 *S oi I D   (2.49) 
The RMS current through synchronous rectifier S4 is 
 4 * 1S oi I D    (2.50) 
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Chapter 3 
3. Small signal modeling of Low side ACFC with SR 
3.1 Introduction   
 As every pulse width modulated converter operates as a nonlinear time variant system 
during different modes of a switching period due to the nonlinear switching devices present in the 
circuit so to linearize the nonlinear components into linear equations small signal modeling 
analysis has been done. There are different methods to perform the small signal analysis like state 
space averaging, circuit averaging, current injection methods etc. 
The state space equations are written by considering the following assumptions 
1. Assume continuous conduction mode operation of the converter. 
2. Assume all the semiconductor switches as ideal i.e., neglect the on resistances of the 
body diodes and parasitic capacitances. 
3. The dead time between the main switch ON and OFF time is neglected. 
4. The main switch on time is sDT  and off time is (1 D)Ts  over a switching period. 
3.2 State space equations of the converter in ON and OFF state 
a) ON state 
The active clamp forward converter when the main switch is on is as shown in the fig 3.1 and the 
connected line shows the current flow during the on state and dotted line shows the open circuited 
components. 
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Figure 3.1 Low side ACFC with SR when during on state of switch S1 
Applying KVL on the input side of the forward converter we have 
  gm
m
Vdi
dt L
    (3.1) 
The current through the clamp capacitor  CLi  is zero which is given by 
 0CL
dv
dt
   (3.2) 
The current through the output capacitor is given by 
 C
C L o
dv
i i i C
dt
     (3.3) 
Also we have  
 o
o
v
i
R
    (3.4) 
By solving Eq. 3.4 and Eq. 3.5 we have  
 
1 1c
L C
dv
i v
dt C RC
    (3.5) 
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Apply KVL across the secondary side of the forward converter by considering voltage across the 
secondary, output inductor and output capacitor we have 
 L
s c
di
v L v
dt
    (3.6) 
 
1 1L
s L
di
v v
dt L L
    (3.7) 
By writing the states and state vectors in matrix form for the converter during on time we have 
 
0 0 0 0
1
0 0 0 0
1 00 0 0
0
1 1
0 0 0
C RC
m
m
CL
m
CL
g
LL
c
c
di
dt
idv L
vdt
v
idi L
dt v
dv
dt
 
                                                      
 
  (3.8) 
The output equation is given by 
 o ov i R   (3.9) 
By substituting oi   from Eq. 3.4 in Eq. 3.10 we have  
 C
o L
dv
v i R RC
dt
    (3.10) 
Substitute Eq. 3.6 in Eq. 3.11 we have  
 o Cv v   (3.11) 
In matrix form the output equation is written as  
  0 0 0 1
m
CL
o
L
C
i
v
v
i
v
 
 
 
 
 
 
  (3.12) 
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The state space equation of time invariant system during on state is given by 
 
on on
dx
A x B u
dt
    (3.13) 
The output equation during on state is given by  
 ony C x   (3.14) 
By comparing Eq. 3.9 with Eq. 3.14 and Eq. 3.10 with Eq. 3.15 we have 
 , ,
m
CL
o g
L
c
i
v
x y v u V
i
v
 
 
   
 
 
 
  (3.15) 
  
0 0 0 0
1
0 0 0 0
1 0, , 0 0 0 10 0 0
0
1 1
0 0 0
C RC
m
on on on
L
A B C
L
   
   
   
        
   
       
  (3.16) 
b) OFF state 
The active clamp forward converter when the main switch S1 is off is as shown in the Fig 3.2 and 
the dotted line shows the open circuited path and the connected line shows the current flow during 
the state. 
Applying the KVL to input loop through the clamp capacitor, we have   
 
1 1m
g CL
m m
di
v v
dt L L
    (3.17) 
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Figure 3.2 Low side ACFC with SR when during off state of switch S1 
 
The current through the clamp capacitor is given by  
 
1
CL
m CL
CL
m
CL
dv
i C
dt
dv
i
dt C


  (3.18) 
By applying the KVL to the secondary side of the converter we have 
 
0
1
L
C
L
C
di
L v
dt
di
v
dt L
 
 
  (3.19) 
 The current through the output capacitor is given by 
 C
C L o
dv
i i i C
dt
     (3.20) 
 
1 1C
L c
dv
i v
dt C RC
    (3.21) 
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The state space equations of the ideal low side active clamp forward converter during off time in 
matrix form is 
 
1
0 0 0
1
1
0 0 0
0
1
00 0 0
0
1 1
0 0
C
m
m
m
CL
m
CLCL
g
LL
c
c
di
Ldt
idv L
vdt C
v
idi
dt vL
dv
dt RC
     
         
     
                           
       
  (3.22) 
The output equation in matrix form is given by 
  0 0 0 1
m
CL
o C
L
C
i
v
v v
i
v
 
 
  
 
 
 
  (3.23) 
The basic state space equation of time invariant system during off state is given by 
 off off
dx
A x B u
dt
    (3.24) 
The output equation during off state is given by  
 offy C x   (3.25) 
By comparing the Eq. 3.24 with Eq. 3.26 and Eq. 3.25 with Eq. 3.27 we have 
  
1
0 0 0
1
1
0 0 0
0, , 0 0 0 1
1
00 0 0
0
1 1
0 0
C
m
m
CL
off off off
L
L
C
A B C
L
RC
 
 
  
  
  
    
  
   
    
 
  
  (3.26) 
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3.3 State space averaging method 
The converter acts as a nonlinear time variant system over a switching period and it 
is a linear time invariant system when the switch is on and when the switch is off as all the 
circuit parameters are constant in each state. Hence state space averaging over switching 
cycle of each state is done to make the converter a time invariant system. After averaging 
the system is perturbed and linearized around the steady state operating point to make a 
continuous time invariant system. 
 
The averaged model of the two states of the converter over a switching period is written as 
 
[ (t) (1 (t))]*x(t) [B d(t) B (1 d(t))]*u(t)
y [ d(t) (1 (t))]*x(t)
on off on off
on off
dx
A d A d
dt
C C d
     
  
  (3.27) 
When the converter is averaged over the time period, the duty cycle d(t) which is a time invariant 
system also controls the output signal hence in addition to the control signal u(t),duty cycle d(t) 
is also added and the new control vector is defined and is given by 
 
(t)
(t)
u
u
d
 
   
 
  (3.28) 
Then the linear system defined in Eq. 3.29 is written as function of vectors (t),u (t)x   and is 
given as 
 
(x(t), u (t))
y(t) g(x(t), u (t))
dx
f
dt


  (3.29) 
Then the linear system defined in Eq. 3.31 is perturbed and is written as  
 
ˆ(t) X x(t)
ˆu (t) U u (t)
ˆy(t) Y y(t)
x  
   
 
  (3.30) 
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The linear system defined in Eq. 3.29 is linearized around a steady state operating point 
(t) X,u (t) Ux     and steady state equations of Eq. 3.29 are 
 
1
1
0 *X B*U X A
Y C*X A
A BU
Y C BU


    
   
  (3.31) 
where  
 
* (1 D)
B B * (1 D)
C * (1 D)
on off
on off
on off
A A D A
D B
C D C
  
  
  
  (3.32) 
The small signal equations are given by 
 
ˆ
ˆ ˆ(t) B u (t)
ˆ ˆy(t) C (t)
dx
A x
dt
x
   

  (3.33) 
After linearizing around the steady state operating point (t) X,u (t) Ux     we have 
  (A A ) X (B )on off on off
A A
B B B U B H
C C
 
       
 
  (3.34) 
Considering the input state as zero the control to output transfer function, audio susceptibility 
and output impedance transfer functions are derived. Hence the Laplace transform is applied by 
considering zero state input to the eq 3.35 and we get 
 
1ˆ ˆ(s) (sI A) (s)
ˆy C (s)
x B u
x
   

  (3.35) 
3.4 Deriving control to output transfer function 
The control to output transfer function is obtained by using the equation 
 
1 1(sI A) *H (sI A) *[(A A )X (B ) ]
oV d on off on off
G C C B U          (3.36) 
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Therefore from Eq. 3.17 and Eq. 3.28 we have, 
  
10 0 0
10 0 0
, , 0 0 0 1
1
10 0 0
1 1
00 0
CLm
m
mCL
m
g
D
VL
L
D
iC
A H CL
VL
nLC
C RC
 
   
  
  
  
    
  
  
  
  
     
  (3.37) 
The control to output transfer function is  
 
2 1 1o
g
V d
V
nLCG
s s
RC LC

 
  (3.38) 
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Chapter 4 
4. Closed loop control of Low side ACFC with SR 
4.1 Introduction 
 The transfer function derived in chapter 3 using state space analysis is used to analyze the 
stability analysis of the converter. For any converter the regulation of output voltage, current and 
stability of the converter according to the application are two important requirements. To satisfy 
these requirements we move to the closed loop control. The stability of the converter is ensured 
by modeling a controller satisfying the stability requirements and minimize the error in the output 
voltage by regulated controlling the pulse-width modulation. 
 Basically there are many control topologies available to regulate the output voltage using 
PWM switching like voltage mode control, current mode control etc. In my work I designed a 
voltage mode control for the low side ACFC topology with SR. The error voltage is regulated by 
the PID controller. Also as there are two switches that are to be driven in this topology i.e., the 
main switch is of N-type operated during the on time and the auxiliary switch is of P-type operates 
during the off time. Hence complementary gate pulses are to be generated so an R-C phase shifting 
network is used to shift the pulses generated during on time and are given to the auxiliary switch 
during off time. 
4.2 Voltage mode control of single output Low side ACFC with SR 
The block diagram of closed loop voltage mode control is shown in Fig 4.1  
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Figure 4.1 Block diagram of closed loop voltage mode control 
From fig 4.1 we can say that the output voltage is sensed with the resistor divider network and it 
is compared with the reference voltage and error voltage is generated. This error voltage is 
regulated with the help of a controller and controlled voltage  
The loop transfer function of the closed loop voltage mode control shown in Fig 4.1 is 
 (s)*H(s)*G (s)*F
oV d C m
T G   (4.1) 
The phase margin for the whole closed loop system is  
 
180 (j ) (j ) G (j ) F (j )
PM 180 (j ) G (j )
o
o
V d gc gc C gc m gc
V d gc C gc
PM G H
G
   
 
    
  
  (4.2) 
From the Eq. 4.2 we can say that the phase of the closed loop system is contributed only by the 
plant and the controller transfer function as the pulse width modulator gain and the resistor 
divider network i.e., feedback H(s) does not contribute any phase as they are constants.  
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Figure 4.2 Closed loop voltage mode controlled Low side ACFC with SR 
 The voltage mode controlled single loop Low side ACFC with SR closed loop model is 
presented in Fig 4.2. As the working and control to transfer function derivation is presented in 
previous chapters the feedback loop is discussed in detail 
4.2.1 Feedback network 
 The feedback voltage is sensed from the resistor divider network connected across the 
output voltage. The feedback resistors used are of the order of Kilo and Mega ohms such that very 
less current flows through and the power loss is minimum.  
The sensed feedback voltage is given by 
 
2
1 2
f
f o
f f
R
V V
R R


  (4.3) 
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The transfer function of the feedback network is given by 
 
2
1 2
(s)
f f
o f f
V R
H
V R R
 

  (4.4) 
4.2.2 Controller design 
 A PID controller comprising of PI controller and lead compensator is designed using 
frequency domain analysis to improve the steady state and transient state behavior. A lead 
compensator introduces a phase at the specified gain cross over frequency
gcf , increase the 
bandwidth of the system and improve the transient state behavior of the system. The PI controller 
is used to improve the low frequency gain and also the steady state response of the system. 
 Lead compensator works similar to PD controller and to design it the gain margin and 
phase cross over frequency of the closed loop system are to be known. Basically closed loop 
system is designed for a gain cross over frequency of one tenth of switching frequency and a phase-
margin of 60 degree to avoid the aliasing phenomena. The controller is designed from the bode 
plot of the open loop plant transfer function of the converter.  
The structure of lead compensator is given by 
 
(1 ) (1 )
; 1
(1 ) (1 )
z
p
s s
aC K K
s s
a


 
 
  
 
  (4.5) 
The specifications to be considered for designing the lead compensator are 
a) Phase margin of the closed loop system 
b) Gain cross over frequency of the closed loop system. 
The steps that are considered while designing the lead compensator are 
a) From the phase margin condition defined in Eq. 4.2 the phase margin to be provided by the 
compensator i.e., ,maxC  at the required gain cross over frequency and phase margin is 
calculated. 
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b) Then the value of   is calculated using the equation 
 
,max
,max
1 sin
1 sin
C
C






  (4.6) 
c)  The value of zero of the lead compensator is calculated using the equation 
 
2 gcf
a


   (4.7) 
d) The value of pole of lead compensator ‘ a  ’ is calculated using the values found from     
Eq. 4.6 and Eq.4.7 
e) The value of constant K is found using the equation 
 
0@f @
20log( (s) ) [20log( (s) ) 20log( (s) ) 20log( (s) ) 20log( )]
gc gcV d c m f
T G G H F      (4.8) 
 A PI controller is designed at the same gain cross over frequency to improve the low 
frequency gain of the controller. 
4.2.3 Pulse width modulation 
The gate driving MOSFET pulses are generated by comparing the controlled error voltage with 
the saw tooth wave of amplitude MV  repeating with time period sT .The normal pulse width 
modulator operation and the transfer function of the pulse width modulator is as shown in  Fig 4.3   
1
MV
ˆ (s)C CV vˆ (s)D d
(t)d
t
t
sdT
ST 2 sT
3 sT
(t)Cv
0
MV
(a)
(b)
 
Figure 4.3 Pulse width modulator generating the pulses and the transfer function 
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The pulses are generated from the pulse width modulator using the condition 
 
(t)
(t) ,0 (t)C C M
M
v
d v V
V
      (4.9) 
 As shown in the block diagram my topology requires complementary pulse width 
modulation and positive gate pulses for main N-channel MOSFET switch during on period and 
negative gate pulses for the auxiliary P-channel MOSFET switch during off period. 
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Chapter 5 
5. Simulation & Results 
5.1 Specifications and List of components used in the simulation 
The specifications of the designed Low side ACFC with SR are 
a) Switching frequency =100KHz 
b) Nominal voltage = 48V 
c) Output voltage = 3.3V 
d) Output current =30 Amps 
e) Output current ripple = 30 mA(peak-peak)  
f) Output voltage ripple=10% of output voltage 
The list of components used in the simulation are tabulated below 
Table 5.1 List of components 
Symbols Components Symbols Components 
S1 IRF3710Z S2 IRF7425 
S3 IRF2804 S4 IRF2804 
L 5.34µH C 672µF 
Lm 78.6µH CCL 66nF 
 
The designed plant control to output transfer function is given by 
 
21
12 2 16 20
4.46 10
1.649 10 2.499 10 5.148 10o
v d
s
G
s

    
   (5.1) 
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The designed controller transfer function is   
 
3.49304(s 2620.75)(s 3141.59)
(s)
(s 151683.95)
CG
s
 


  (5.2) 
For the listed specifications and the component list presented above the Low side ACFC with SR 
has been designed and implemented in PSPICE. 
5.2 Results 
1. Open loop step response of the plant control to output transfer function 
 
Figure 5.1 Step response of control to output transfer function with unity feedback 
 The %overshoot of the step response is very high and steady state error is observed to be 
10.3% from the graph. 
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2. Bode plot of the Open loop control to output transfer function of the plant 
 
Figure 5.2 Step response of loop transfer function of closed loop converter 
3. Closed loop step response of the voltage mode controlled Low side ACFC with SR  
 
Figure 5.3 Step response of loop transfer function of closed loop converter 
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4. Bode plot of the voltage mode controlled Low side ACFC with SR loop transfer function  
 
Figure 5.4 Bode plot of loop transfer function 
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5. Steady state Closed loop Low side ACFC with SR topology simulation results 
 
Figure 5.5 Voltage across the transformer primary, Inductor primary current and voltage across 
the clamp capacitor respectively 
 From the above figure we can notice that the inductor primary current is going negative 
and so we can say that the transformer is being reset. The voltage across the clamp capacitor 
follows the derived relation and resonance can be observed. Also transformer primary voltage is 
going negative which indicates the demagnetization of the transformer core. 
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Figure 5.5 Output inductor and output voltage waveform 
From the above figure it is observed that the output voltage is 3.3V and the output 
inductor current is having 30% ripple with an output current of 30 Amps and nearly 100W power 
is obtained from the converter. 
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Chapter 6 
6. Conclusion and future work 
6. 1 Conclusion 
The comparative study of the various classical forward converter topologies have been 
presented. The design of Low side ACFC topology with SR for a switching frequency of 100 kHz 
to obtain an output voltage of 3.3volts and output current of 30Amp is done. The detailed steady 
state and transient state analysis of the topology i.e., 12 modes of operation over a switching period 
are derived and presented. The small signal modeling of the topology has been done using the state 
space averaging technique and the control to output transfer function of the converter has been 
derived.  A controller is designed using frequency domain analysis to obtain a phase margin of 60 
degree at gain cross over frequency of 10 kHz for the closed loop system. The voltage mode control 
of Low side ACFC with SR topology has been implemented in PSPICE. The PSPICE simulation 
results showing the switching of the main MOSFET, Auxiliary MOSFET and synchronous 
rectifiers and the resetting of the transformer primary magnetizing inductance has been presented.  
6.2 Future scope 
 To implement the peak current mode control of Low side ACFC topology with SR.  
 To do detail analysis of multiple output Low side ACFC topology with SR  
 To analyze the effect of cross regulation without and with coupled inductors  
 To implement the weighted voltage mode controlled multiple output Low side ACFC with 
SR topology 
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